Introduction
Silicon-on-insulator field-effect transistor (SOI FET) with ultra-thin buried-oxide (BOX) layer is a promising device structure because the back gate bias contributes to the suppression of short-channel effect, the reduction of variation, and the tuning of threshold voltage [1] [2] [3] . Ultra-thin BOX is also useful to enhance the tunnel-FET performance by double-gate operation [4] . Although the thinnest BOX layer in commercial SOI has achieved 10 nm recently, a further scaling of BOX thickness is anticipated in these applications.
In this paper, we propose an approach to fabricate ultra-thin BOX using high-k film in place of SiO 2 in SOI structures. Through simulations and examinations, the advantage of high-k BOX is discussed. Figure 1 shows SOI FET devices integrated using high-k film as the BOX layer. We named this structure "Silicon-On-high K (SOK)." The SOK is fabricated on bulk Si wafers. Starting from the isolation and the back gate formation by ion implantation and anneal, high-k layer and Si layer are prepared by deposition techniques. SOK FETs are fabricated using the top Si layer. Owing to the large dielectric constant of high-k film, the equivalent oxide thickness of BOX (EOT_BOX) can be reduced than its physical thickness.
Concept of Silicon-On-high K (SOK)
The impact of BOX thickness scaling for 10 nm-gate length SOI FETs was studied by TCAD simulation (Fig.  3(a) ). It is found that 10 nm-gate length SOI FETs require BOX thickness less than 10 nm ( Fig. 3(b) and (c)). High-k BOX is thus attractive to achieve sub-10 nm EOT_BOX while suppressing the leakage current. It is noticed that a trade-off exists between the reduction of leakage current and the suppression of DIBL by high-k BOX ( Fig. 3(d) ).
Experimental
The SOK structure was fabricated by sequential deposition of HfO 2 and Si films on Si substrate. N-type Si (111) wafers with 0.1 Ω-cm resistivity were used. Firstly, the surface region of Si wafers was heavily doped by phosphorus ion implantation and activation anneal (10 Figure 2 shows a cross-sectional TEM image of Si/HfO 2 /Si structure. Thickness of each layer is uniform and their interfaces are smooth. A thin SiO 2 layer is formed at the HfO 2 /Si interface, which might be caused by the diffusion of oxygen through HfO 2 layer after crystallization. TEM images of respective layers were analyzed by fast Fourier transformation. Symmetric spots demonstrate successive epitaxial growth of HfO 2 film on Si and Si film on HfO 2 .
Results and Discussion
Scalability of the BOX thickness by epitaxial HfO 2 film was investigated by MOS capacitors (Fig. 4(a) ). NiSi electrode was formed by patterning the top Si layer and silicidation. Reasonable C-V curves were obtained although stretch out and hysteresis must be improved (Fig. 4(b) ). Owing to the dielectric constant of HfO 2 film, EOT_BOX could be scaled to less than 10 nm still they include SiO 2 interfacial layers (Fig. 4(c) ).
Feasibility of the SOK structure was investigated by back-gate operation of MOS FET (Fig. 5(a) ). After isolation of the top Si layer, NiSi was formed at source and drain region. Modulation of drain currents by back gate bias (Fig. 5 (b) ) and drain bias (Fig. 5(c) ) are observed. Because of the Schottky barrier height of NiSi (4.7 eV), the MOS FET shows p-type operation. Thus the top-Si layer is applicable as a channel of SOI FET.
Conclusions
BOX scaling less than 10 nm will be demanded for advanced MOS FETs and new FETs such as tunnel-FETs. The SOK that has a high-k BOX layer is helpful to achieve ultra-thin BOX with low leakage current. The SOK is advantageous because it can be fabricated in-house using conventional deposition tools. It will bring flexibility in design of VLSI chips. Fig. 1 Proposal of Silicon-On-high-K (SOK) structure for SOI FET fabrication with ultra-thin BOX layer. The high-k BOX layer contributes to the BOX_EOT scaling while suppressing the leakage current. 
